Jump to Navigation

Making A GReasy Block using System Generator

Directions and Screenshots for making a GReasy block in Xilinx System Generator

If you're reading this tutorial, you've already generated the NGC/HDL of your sysgen project.

 

The main thing that needs to be done is creation of an HDL wrapper around your source that formats the ports for GReasy.

 



Main menu 2

Book | by Dr. Radut